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In recent years, many researchers have suggested 
that high performance execution of single 
instruction streams will result from dealing with 
complexity at the compiler level and making the 
hardware as simple as possible. 
The opposite view has been taken by a few: drive 
all the complexity into the hardware, allowing the 
compiler to be much simpler. I suggest that 
optimum performance will require the best efforts 
of both the compiler and the hardware. 
In this talk, I will introduce the HPS execution 
model which can and should provide substantial 
support m the hardware level. 1 will report the 
result of some of our studies and suggest how 
HPS's effectiveness can be enhanced with 
approprinm, sop~fi~tod compiler support. 
The model involves dynamic scheduling (now called 
Supcrscular) of multiple iestruodons to multiple 
multi-cycle functinnal halts (now called 
Superpipellned). It involves out-¢f-order execution, 
deep pipelines without blocking, a good run-time 
branch predictor, and a fast checkpoint retirement 
mechanism. 
